Skip Nav Destination
Close Modal
Search Results for
transistors
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Book Series
Date
Availability
1-20 of 139 Search Results for
transistors
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
1
Sort by
Image
in Differentiating between EOS and ESD Failures for ICs[1]
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 24 Field return where the damage is in the transistors and at the die surface.
More
Image
in LADA and SDL: Powerful Techniques for Marginal Failures
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 28 This LADA image shows the data path transistors (green sites) in a race versus the clock path transistors (red sites). (a) is a lower magnification showing the entire race. (b) shows the higher magnification (air gap lens) of several data path interaction sites. Note that the data
More
Image
in Failure Localization with Active and Passive Voltage Contrast in FIB and SEM[1]
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Fig. 9 The s/d contacts of n-MOS transistors are showing different PVC depending on whether the gate is opened or closed
More
Image
Published: 01 November 2019
Figure 33 Four probe characterization (Ids vs Vgs, step Vds) of a passing transistors with no dislocation shows no Id leakage when the Gate Voltage (Vg) = 0V.
More
Image
Published: 01 November 2019
Figure 41 Transistor characterization results for pfet pullup transistors for the failing and several passing bitcells. The Id vs Vg curves shows the Vt value is on the high side of the distribution causing the Id drive current to be on the low side of the distribution.
More
Image
Published: 01 November 2019
Figure 42 Transistor characterization results for nfet pulldwon transistors for the failing and several passing bitcells. The Id vs Vg curves shows the Vt value is on the low side of the distribution causing the Id drive current to be on the high side of the distribution.
More
Series: ASM Technical Books
Publisher: ASM International
Published: 01 November 2019
DOI: 10.31399/asm.tb.mfadr7.t91110279
EISBN: 978-1-62708-247-1
... Abstract Transistors are the most important active structure of any semiconductor component. Performance characteristics of such devices within the specifications are key to ensuring proper functionality and long-term reliability of the product. In this article, a summary of the semiconductor...
Abstract
Transistors are the most important active structure of any semiconductor component. Performance characteristics of such devices within the specifications are key to ensuring proper functionality and long-term reliability of the product. In this article, a summary of the semiconductor technology from design to manufacturing and the characterization methods are discussed. The focus is on two prominent MOS structures: planar MOS device and FinFET device. The article covers the device parameters and device properties that determine the design criteria and the device tuning procedures. The discussion includes the effects of drain induced barrier lowering, velocity saturation, hot carrier degradation, and short channel on these devices.
Image
in Role of Advanced Circuit Edit for First Silicon Debug
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 48 A neon beam was used to machine a trench through Si and stop on transistor diffusion fins and poly (metal-gate) regions from the backside of a 22 nm device. [99]
More
Image
Published: 01 November 2019
Figure 39 (a) A cross-section TEM image NMOS transistor, tilted few degrees away from [110] Si zone-axis to minimize diffraction effects. (b) An image of reference hologram without the sample in the path of the beam, recorded after positively biasing the biprism wire. (c) Image of the hologram
More
Image
in Scanning Probe Microscopy for Nanoscale Semiconductor Device Analysis
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 34 SMIM images of six transistor SRAM cells at silicon level: a) topography; b) SMIM-C; c) dC/dV Phase; d) dC/dV Amplitude. (Images courtesy of PrimeNano)
More
Image
in DRAM Failure Analysis and Defect Localization Techniques[1]
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 4 Schematic of a sense amplifier circuit with a cell capacitor and transistor on the left.
More
Image
Published: 01 November 2019
Fig. 6 Comparison of I D versus V DS for long channel transistor (top) with short channel transistor (bottom), from [1] .
More
Image
in Photon Emission in Silicon Based Integrated Circuits
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 19 Schematic drawing of a bipolar transistor [24] .
More
Image
Published: 01 November 2019
Figure 12 Example of Id vs Vgs, step Vds curves for an n-channel transistor. The threshold (Vt) and drive current (Id) at nominal operating voltage (Vnom) are measurable.
More
Image
Published: 01 November 2019
Figure 13 Example of Id vs Vgs, step Vds curves for an p-channel transistor. The threshold (Vt) and drive current (Id) at nominal operating voltage (Vnom) are measurable.
More
Image
Published: 01 November 2019
Figure 14 Example of Id vs Vds, step Vgs curves for an n-channel transistor. The Linear region and Saturation region of operation for the transistor can be evaluated.
More
Image
Published: 01 November 2019
Figure 15 Example of Id vs Vds, step Vgs curves for an p-channel transistor. The Linear region and Saturation region of operation for the transistor can be evaluated.
More
Image
Published: 01 November 2019
Figure 16 Example of Id vs Vgs; Vds = 0.1V curves for an n-channel transistor. A tangential line to the maximum transconductance location on the curve is drawn. The point of intersection on the Vg axis is the threshold (Vt) value for the transistor.
More
1