Skip Nav Destination
Close Modal
Search Results for
transistors
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Book Series
Date
Availability
1-20 of 158 Search Results for
transistors
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
1
Sort by
Image
in LADA and SDL: Powerful Techniques for Marginal Failures
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 28 This LADA image shows the data path transistors (green sites) in a race versus the clock path transistors (red sites). (a) is a lower magnification showing the entire race. (b) shows the higher magnification (air gap lens) of several data path interaction sites. Note that the data
More
Image
in Failure Localization with Active and Passive Voltage Contrast in FIB and SEM[1]
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Fig. 9 The s/d contacts of n-MOS transistors are showing different PVC depending on whether the gate is opened or closed
More
Image
Published: 01 November 2019
Figure 33 Four probe characterization (Ids vs Vgs, step Vds) of a passing transistors with no dislocation shows no Id leakage when the Gate Voltage (Vg) = 0V.
More
Image
Published: 01 November 2019
Figure 41 Transistor characterization results for pfet pullup transistors for the failing and several passing bitcells. The Id vs Vg curves shows the Vt value is on the high side of the distribution causing the Id drive current to be on the low side of the distribution.
More
Image
Published: 01 November 2019
Figure 42 Transistor characterization results for nfet pulldwon transistors for the failing and several passing bitcells. The Id vs Vg curves shows the Vt value is on the low side of the distribution causing the Id drive current to be on the high side of the distribution.
More
Image
in Differentiating between EOS and ESD Failures for ICs[1]
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 24 Field return where the damage is in the transistors and at the die surface.
More
Series: ASM Technical Books
Publisher: ASM International
Published: 01 November 2019
DOI: 10.31399/asm.tb.mfadr7.t91110279
EISBN: 978-1-62708-247-1
... Abstract Transistors are the most important active structure of any semiconductor component. Performance characteristics of such devices within the specifications are key to ensuring proper functionality and long-term reliability of the product. In this article, a summary of the semiconductor...
Abstract
Transistors are the most important active structure of any semiconductor component. Performance characteristics of such devices within the specifications are key to ensuring proper functionality and long-term reliability of the product. In this article, a summary of the semiconductor technology from design to manufacturing and the characterization methods are discussed. The focus is on two prominent MOS structures: planar MOS device and FinFET device. The article covers the device parameters and device properties that determine the design criteria and the device tuning procedures. The discussion includes the effects of drain induced barrier lowering, velocity saturation, hot carrier degradation, and short channel on these devices.
Image
in Cold Spray Coating Applications in Protection and Manufacturing
> High Pressure Cold Spray: Principles and Applications
Published: 01 June 2016
Fig. 7.17 Soldered power transistor on an aluminum heat sink with a cold-sprayed copper layer. Source: Ref 7.14
More
Image
Published: 01 August 2013
Fig. 4.14 A p-n-p transistor. A small input signal imposed on the emitter causes holes to penetrate the base and allows current in the collector. Because the voltage across the collector is high, the output signal is at high voltage. Source: Ref 4.1 .
More
Image
in Leading Edge Technologies: Backside Power Delivery
> Electronic Device Failure Analysis Technology Roadmap
Published: 01 November 2023
Fig. 14 Transistor threshold voltage shift caused by oxide charging from x-ray dosing, illustrating the effect of fixed oxide trapped charge on n-and p-MOS devices. Copyright 2006 IEEE ( Ref 21 )
More
Image
in Leading Edge Technologies: Backside Power Delivery
> Electronic Device Failure Analysis Technology Roadmap
Published: 01 November 2023
Fig. 15 Transistor threshold voltage shift resulting from x-ray dosing in a 5 nm process IC. Percent change in V T plotted against cumulative x-ray exposure time (s). Two linear regimes are apparent; dashed lines were added as guides ( Ref 23 ).
More
Image
Published: 01 November 2023
Fig. 1 Trend of transistor architecture evolution from Planar FET, FinFET, to GAAFET.
More
Image
Published: 01 November 2023
Fig. 2 Transistor pathways. (a) Source: 2019 IEEE International Electron Devices Meeting (IEDM) . (b) Source: Applied Materials
More
Image
in Photon Emission in Silicon Based Integrated Circuits
> Microelectronics Failure Analysis: Desk Reference
Published: 01 November 2019
Figure 19 Schematic drawing of a bipolar transistor [24] .
More
Image
Published: 01 November 2019
Figure 12 Example of Id vs Vgs, step Vds curves for an n-channel transistor. The threshold (Vt) and drive current (Id) at nominal operating voltage (Vnom) are measurable.
More
Image
Published: 01 November 2019
Figure 13 Example of Id vs Vgs, step Vds curves for an p-channel transistor. The threshold (Vt) and drive current (Id) at nominal operating voltage (Vnom) are measurable.
More
Image
Published: 01 November 2019
Figure 14 Example of Id vs Vds, step Vgs curves for an n-channel transistor. The Linear region and Saturation region of operation for the transistor can be evaluated.
More
Image
Published: 01 November 2019
Figure 15 Example of Id vs Vds, step Vgs curves for an p-channel transistor. The Linear region and Saturation region of operation for the transistor can be evaluated.
More
Image
Published: 01 November 2019
Figure 16 Example of Id vs Vgs; Vds = 0.1V curves for an n-channel transistor. A tangential line to the maximum transconductance location on the curve is drawn. The point of intersection on the Vg axis is the threshold (Vt) value for the transistor.
More
1