Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Subjects
Journal
Article Type
Volume Subject Area
Date
Availability
1-2 of 2
Walter Mack
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Journal Articles
3-D System in Package: How to Cope with Increasing Challenges
Available to Purchase
Journal: EDFA Technical Articles
EDFA Technical Articles (2012) 14 (3): 4–11.
Published: 01 August 2012
Abstract
View articletitled, 3-D System in Package: How to Cope with Increasing Challenges
View
PDF
for article titled, 3-D System in Package: How to Cope with Increasing Challenges
It seems that scaling of chip technology according to Moore’s Law will continue for digital functionalities (logic and memory); however, increasing system integration on chip and package levels, called “More than Moore,” has been observed in the past several years. This strong trend in the worldwide semiconductor industry enables more functionality, diversification, and higher value by creating smart microsystems. This article discusses the many challenges faced in FA of 3-D chips, where well-staffed and equipped FA labs are essential. Furthermore, FA is becoming an important strategic enabling factor for new products, not just another “cost factor.”
Proceedings Papers
Advanced Laser Preparation of Microsystems for Further FIB Processing
Available to Purchase
ISTFA2010, ISTFA 2010: Conference Proceedings from the 36th International Symposium for Testing and Failure Analysis, 281-284, November 14–18, 2010,
Abstract
View Papertitled, Advanced Laser Preparation of Microsystems for Further FIB Processing
View
PDF
for content titled, Advanced Laser Preparation of Microsystems for Further FIB Processing
The trends towards 3D integration in microsystems technology and electronic packaging require that failure-analysis methods and target-preparation procedures are adapted to these emerging packaging technologies. The feasibility of laser-target preparation in microsystems is addressed in this paper, especially 3D integrated electronic devices. Various laser technologies were evaluated and the laser of choice was demonstrated to be appropriate for use with stacked packages. In addition, the laser preparation related Heat-Affected Zones (HAZs) were studied. The laser-energy absorption was determined by in situ heating-rate measurement, which enables precise prediction of HAZ extension by the use of Finite Element (FE) simulation. The advantage of this technique for removal rates compared to conventional techniques is discussed, as well as the combination of the excellent ablation rates of pulsed-laser ablation with the high accuracy of Focused Ion Beam (FIB) milling.