Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Subjects
Article Type
Volume Subject Area
Date
Availability
1-3 of 3
Syahirah Mohammad-Zulkifli
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2024, ISTFA 2024: Conference Proceedings from the 50th International Symposium for Testing and Failure Analysis, 496-500, October 28–November 1, 2024,
Abstract
View Papertitled, FA Challenges and Case Study Exploration of Multidie Fan-Out Wafer Level Packages
View
PDF
for content titled, FA Challenges and Case Study Exploration of Multidie Fan-Out Wafer Level Packages
The semiconductor industry is no longer driven purely by performance. Miniaturization, increased functionality, low latency and high bandwidth requirements are becoming more important. Furthermore, as Moore’s law scaling becomes more difficult and costly, innovations in packaging technologies through heterogeneous integration are being adopted rapidly to meet these demands. This paper discusses how defects in InFO (Integrated Fan-Out) wafer level multi-die semiconductor packages can be successfully root caused and describes the challenges faced when doing failure analysis of such packages.
Proceedings Papers
ISTFA2023, ISTFA 2023: Conference Proceedings from the 49th International Symposium for Testing and Failure Analysis, 443-447, November 12–16, 2023,
Abstract
View Papertitled, An Artificial Intelligence Powered Resolution Recovery Technique and Workflow to Accelerate Package Level Failure Analysis with 3D X-ray Microscopy
View
PDF
for content titled, An Artificial Intelligence Powered Resolution Recovery Technique and Workflow to Accelerate Package Level Failure Analysis with 3D X-ray Microscopy
3D X-ray microscopy (XRM) is an effective highresolution and non-destructive tool for semiconductor package level failure analysis. One limitation with XRM is the ability to achieve high-resolution 3D images over large fields of view (FOVs) within acceptable scan times. As modern semiconductor packages become more complex, there are increasing demands for 3D X-ray instruments to image encapsulated structures and failures with high productivity and efficiency. With the challenge to precisely localize fault regions, it may require high-resolution imaging with a FOV of tens of millimeters. This may take over hundreds of hours of scans if many high-resolution but small-volume scans are performed and followed with the conventional 3D registration and stitches. In this work, a novel deep learning reconstruction method and workflow to address the issue of achieving highresolution imaging over a large FOV is reported. The AI powered technique and workflow can be used to restore the resolution over the large FOV scan with only a high-resolution and a large FOV scan. Additionally, the 3D registration and stitch workflow are automated to achieve the large FOV images with a recovered resolution comparable to the actual high-resolution scan.
Proceedings Papers
ISTFA2021, ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis, 291-295, October 31–November 4, 2021,
Abstract
View Papertitled, Accelerate Your 3D X-ray Failure Analysis by Deep Learning High Resolution Reconstruction
View
PDF
for content titled, Accelerate Your 3D X-ray Failure Analysis by Deep Learning High Resolution Reconstruction
3D X-ray tomography plays a critical role in electronic device failure analysis, but it can take several hours to overnight to get sufficient resolution in fault regions to detect and identify defects. In this paper, we propose a machine learning based reconstruction technique that can speed up data acquisition by a factor of four or more, while maintaining image quality. The method, which uses neural networks, extracts signals from low-dose data more efficiently than the conventional Feldkamp-Davis-Kress (FDK) approach, which is sensitive to noise and prone to aliasing errors. Several semiconductor packages and a commercial smartwatch battery module are analyzed using the new technique and the results compared with those obtained using conventional methods. The neural network can be trained on as little as one tomography image and the only requirement for the training data is that the sample or region of interest is well represented with all characteristic features in the field-of-view.