Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Subjects
Article Type
Volume Subject Area
Date
Availability
1-1 of 1
Sabina F. Misquitta
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2009, ISTFA 2009: Conference Proceedings from the 35th International Symposium for Testing and Failure Analysis, 106-109, November 15–19, 2009,
Abstract
View Papertitled, Novel Dielectric Etch Chemistry for the Next Generation of Circuit Edit: Delicate to Low-k Dielectrics and Silicon
View
PDF
for content titled, Novel Dielectric Etch Chemistry for the Next Generation of Circuit Edit: Delicate to Low-k Dielectrics and Silicon
A novel solution is presented for dielectric and silicon etching when using FIB for circuit edit. In contrast to commonly used XeF2, the new solution has a significantly higher activation threshold that allows it to be used for etching new sensitive low-k dielectrics and even thin silicon without the risk of damaging these materials spontaneously. Examples of operations presented are: etching through ultra low-k dielectrics on a front side device, exposure of a conductor through shallow trench isolation (STI), and trimming active silicon when performing circuit edit on a back side device. The advantages in comparison to XeF2 applications are discussed.