Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Subjects
Article Type
Volume Subject Area
Date
Availability
1-4 of 4
Norimichi Chinone
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2024, ISTFA 2024: Conference Proceedings from the 50th International Symposium for Testing and Failure Analysis, 242-247, October 28–November 1, 2024,
Abstract
View Paper
PDF
The emergence of three-dimensional (3D) semiconductor devices has increased the importance of thermal imaging techniques. This paper presents a dual-capability system combining thermo-reflectance and thermal lock-in imaging (LIT) for high-speed, highly sensitive thermal analysis. We evaluate the hotspot detection capabilities of two-wavelength thermo-reflectance compared to LIT, including results from actual failure analysis cases. Our findings demonstrate the effectiveness of thermo-reflectance detection (TD) imaging for 3D devices where direct optical access to active layers is limited, such as 3D NAND flash memory and BSP-DN structured devices. This approach offers a promising solution for the thermal characterization of complex 3D semiconductor architectures.
Proceedings Papers
ISTFA2024, ISTFA 2024: Conference Proceedings from the 50th International Symposium for Testing and Failure Analysis, 327-331, October 28–November 1, 2024,
Abstract
View Paper
PDF
The importance of three-dimensional (3D) localization capability is growing as advanced semiconductor devices go to 3D structures. An algorithm for processing lock-in OBIRCH data was developed especially for 3D/4D memory devices. The concept was tested with a simple test sample, which was confirmed to be capable of generating depth separated images.
Proceedings Papers
ISTFA2023, ISTFA 2023: Conference Proceedings from the 49th International Symposium for Testing and Failure Analysis, 220-223, November 12–16, 2023,
Abstract
View Paper
PDF
High-speed time-resolved emission analysis is an attractive failure analysis technique because of its non-invasiveness. Super-conductive nanowire single photon detector (SNSPD or SSPD) is a key candidate of key device for time-resolved emission analysis. In this paper, we demonstrate time-resolved emission and its application of spatial resolution enhancement. We could confirm that time-resolved emission imaging can enhance spatial resolution by simple mathematical operations compared to static emission analysis, which is effective for finding emission spots before detailed time-resolved data investigations.
Proceedings Papers
ISTFA2015, ISTFA 2015: Conference Proceedings from the 41st International Symposium for Testing and Failure Analysis, 329-332, November 1–5, 2015,
Abstract
View Paper
PDF
Gate-bias dependent depletion layer distribution and carrier distributions in cross-section of SiC power MOSFET were measured by newly developed measurement system based on super-higher-order scanning nonlinear dielectric microscope. The results visualized gate-source voltage dependent redistribution of depletion layer and carrier.