Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Subjects
Article Type
Volume Subject Area
Date
Availability
1-1 of 1
Majid Vaghayenegar
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2023, ISTFA 2023: Conference Proceedings from the 49th International Symposium for Testing and Failure Analysis, 300-304, November 12–16, 2023,
Abstract
View Papertitled, Low-kV FIB Applications and Workflows for Advanced Circuit Edit
View
PDF
for content titled, Low-kV FIB Applications and Workflows for Advanced Circuit Edit
Circuit edit (CE) workflows are well established for FIB energies of 30kV and above. The small spot size associated with such energies provides good milling acuity and imaging resolution needed for advanced CE applications. However, with the introduction of FinFET transistors and decreasing technology nodes, the dramatic reduction in STI to gate distance reduction poses some challenges to circuit editing at these high energies. These include transistor performance degradation due to Ga+ implantation as well as significant lateral scattering beyond the Node Access Hole (NAH) as defined by the pattern. In addition, the relatively fast milling speeds may not give enough control to the user to endpoint at the appropriate layer. In this paper, a group of FinFET transistors on a special test chip was edited with the Ga beam at different energies. Transistor performances were then characterized to evaluate any degradation. The resulting characterization revealed how the transistor performance was affected by the injected ion beams and provided a guideline for the low-kV circuit edit workflow. A novel low-kV FIB workflow was proposed to minimize the transistor damage and maintain the IC functionality after the CE process. The workflow was applied to a challenging CE problem on a 5nm FinFET device. This task included step by step backside delayering at 5kV, preparing the sample for the final circuit edit operation at Metal-1. Working at low landing energies (e.g. 5kV) lowers subsurface damage and reduces etching speed, but with trade offs including lower image resolution, milling acuity, sputtering yield and signal to noise ratio (SNR). However, the consequences of these effects can be mitigated by use of appropriate chemistries with closed loop delivery control and extremely low beam currents (≤1pA), in concert with double aperture beam shaping to minimize beam tails. On the 5nm FinFET device, we demonstrate good delayering control by optimization of beam currents, and gas delivery on the Centrios HX circuit edit system from Thermo Scientific.