Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Subjects
Book Series
Article Type
Volume Subject Area
Date
Availability
1-10 of 10
L.S. Koh
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Series: ASM Technical Books
Publisher: ASM International
Published: 01 November 2019
DOI: 10.31399/asm.tb.mfadr7.t91110001
EISBN: 978-1-62708-247-1
Abstract
This article introduces the wafer-level fault localization failure analysis (FA) process flow for an accelerated yield ramp-up of integrated circuits. It discusses the primary design considerations of a fault localization system with an emphasis on complex tester-based applications. The article presents examples that demonstrate the benefits of the enhanced wafer-level FA process. It also introduces the setup of the wafer-level fault localization system. The application of the wafer-level FA process on a 22 nm technology device failing memory test is studied and some common design limitations and their implications are discussed. The article presents a case study and finally introduces a different value-add application flow capitalizing on the wafer-level fault localization system.
Proceedings Papers
ISTFA2016, ISTFA 2016: Conference Proceedings from the 42nd International Symposium for Testing and Failure Analysis, 527-532, November 6–10, 2016,
Abstract
View Papertitled, Implementing Time Resolved Laser Assisted Device Alteration Using Pulse on Demand Nanosecond Laser Diode
View
PDF
for content titled, Implementing Time Resolved Laser Assisted Device Alteration Using Pulse on Demand Nanosecond Laser Diode
Time-resolved laser assisted device alteration (TR-LADA) has interesting applications to reduce the spatial spread of LADA site, as well as benefit device design debug. This paper describes an implementation using a 1063nm wavelength nanosecond pulse-on-demand laser diode to obtain a timing resolution of 1-2 tester cycles and spatial resolution enhancements to LADA sites. We also present potential capabilities of TR-LADA in the debug of analog circuitry.
Proceedings Papers
ISTFA2016, ISTFA 2016: Conference Proceedings from the 42nd International Symposium for Testing and Failure Analysis, 547-554, November 6–10, 2016,
Abstract
View Papertitled, Experimental Demonstration of the Effects of Laser Pulse Duration on SEU and LADA in CMOS Devices
View
PDF
for content titled, Experimental Demonstration of the Effects of Laser Pulse Duration on SEU and LADA in CMOS Devices
This paper proves the effects of laser pulse width on the lowering of LADA and SEU threshold laser energy. The soft failure rate is found to increase with reducing pulse widths from 100 μs to 2 μs. The results obtained suggest that pulsed-LADA for soft defect characterization and localization could offer notably improved SNR and turnaround time. This is because it is no longer critical to assign the test point close to the shmoo boundary which is well known to give rise to spurious signals. With a less noisy signal image, the overall debug cycle time can be shortened since multiple frames average is not required. Further driven by the motivation to seek a viable alternative to overcome the challenge of weak LADA signals due to poor transmittance of 1064 nm wavelength laser through full wafer thickness and a solid immersion lens, preliminary results based on 1122 nm wavelength laser is also presented. It is observed that though the OBIC quantum efficiency at 1122 nm is 80% lower than at 1064 nm, it is 25% higher when a solid immersion lens is used.
Proceedings Papers
ISTFA2011, ISTFA 2011: Conference Proceedings from the 37th International Symposium for Testing and Failure Analysis, 170-175, November 13–17, 2011,
Abstract
View Papertitled, Characterization of MOS Transistors Using Dynamic Backside Reflectance Modulation Technique
View
PDF
for content titled, Characterization of MOS Transistors Using Dynamic Backside Reflectance Modulation Technique
The channel of metal-oxide-semiconductor (MOS) transistors at different modes of operation has been characterized using dynamic backside laser reflectance modulation technique for different NMOS and PMOS transistors with different channel lengths. The reflectance modulations contain a primary peak near the drain-end when the MOS transistor is in saturation mode. Comparison studies with a Pseudo-Two-Dimensional analytical model support the hypothesis that the observed peak corresponds to the pinch-off point.
Proceedings Papers
ISTFA2009, ISTFA 2009: Conference Proceedings from the 35th International Symposium for Testing and Failure Analysis, 33-37, November 15–19, 2009,
Abstract
View Papertitled, Laser Timing Probe with Frequency Mapping for Locating Signal Maxima
View
PDF
for content titled, Laser Timing Probe with Frequency Mapping for Locating Signal Maxima
A Laser Timing Probe (LTP) system which uses a noninvasive 1.3 µm continuous wave (CW) laser with frequency mapping and single point measurement capabilities is described. The frequency mapping modes facilitate the localization of signal maxima for subsequent single point measurements. Measurements of waveforms with long delays and 50 ps response time from NMOS and PMOS transistors are also shown.
Proceedings Papers
ISTFA2008, ISTFA 2008: Conference Proceedings from the 34th International Symposium for Testing and Failure Analysis, 1-6, November 2–6, 2008,
Abstract
View Papertitled, Effect of Refractive Solid Immersion Lens Parameters on the Enhancement of Laser Induced Fault Localization Techniques
View
PDF
for content titled, Effect of Refractive Solid Immersion Lens Parameters on the Enhancement of Laser Induced Fault Localization Techniques
The effect of Refractive Solid Immersion Lens (RSIL) parameters on the enhancement to laser induced fault localization techniques are investigated. The experimental results of the effect on a common laser induced technique, namely Thermally Induced Voltage Alteration (TIVA), and imaging are presented. A signal enhancement in the peak TIVA signal of close to 12 times has been achieved.
Proceedings Papers
ISTFA2007, ISTFA 2007: Conference Proceedings from the 33rd International Symposium for Testing and Failure Analysis, 81-85, November 4–8, 2007,
Abstract
View Papertitled, Near-IR Photon Emission Spectroscopy on Strained and Unstrained 60 nm Silicon nMOSFETs
View
PDF
for content titled, Near-IR Photon Emission Spectroscopy on Strained and Unstrained 60 nm Silicon nMOSFETs
Spectral analysis of near IR photon emissions was performed on unstrained as well as uniaxial tensile strained nMOSFETs with physical gate length of 60 nm. The significant differences in the observed spectra could be attributed to the strain-induced bandgap narrowing. This shows that photon emission spectroscopy could potentially be used as a tool to monitor strain in the nMOSFET channel.
Proceedings Papers
ISTFA2006, ISTFA 2006: Conference Proceedings from the 32nd International Symposium for Testing and Failure Analysis, 234-238, November 12–16, 2006,
Abstract
View Papertitled, Enhanced Detection Sensitivity with Pulsed Laser Digital Signal Integration Algorithm
View
PDF
for content titled, Enhanced Detection Sensitivity with Pulsed Laser Digital Signal Integration Algorithm
This paper describes a pulsed laser induced digital signal integration algorithm for pulsed laser operation that is compatible with existing ac-coupled and dc-coupled detection systems for fault localization. This algorithm enhances laser induced detection sensitivity without a lock-in amplifier. The best detection sensitivity is achieved at a pulsing frequency range between 500 Hz to 1.5 kHz. Within this frequency range, the algorithm is capable of achieving more than 9 times enhancement in detection sensitivity.
Proceedings Papers
ISTFA2004, ISTFA 2004: Conference Proceedings from the 30th International Symposium for Testing and Failure Analysis, 604-608, November 14–18, 2004,
Abstract
View Papertitled, Correlation of Flash Memory Defects Detected With Passive and Active Localization Techniques
View
PDF
for content titled, Correlation of Flash Memory Defects Detected With Passive and Active Localization Techniques
This article describes a series of experiments that were conducted on flash memory devices to correlate the defects that are detected by photon emission microscopy (PEM) and laser-induced techniques. Currently, there are two main categories of fault localization techniques for failure analysis, namely passive and active techniques. The article discusses defect localization by PEM and SOM. Three types of defects are described: Type 1 defects are those that can be accurately localized by both PEM and laser-induced techniques; Type 2 defects are defects which can only be detected with PEM and are not observable with laser-induced techniques; and Type 3 defects are those that are detectable with laser-induced techniques but cannot be detected by PEM. While PEM is able to capture the symptoms of existing leakage defects, laser-induced techniques can precisely localize temperature sensitive defects.
Proceedings Papers
ISTFA2001, ISTFA 2001: Conference Proceedings from the 27th International Symposium for Testing and Failure Analysis, 171-177, November 11–15, 2001,
Abstract
View Papertitled, New Signal Detection Methods for Thermal Beam Induced Phenomenon
View
PDF
for content titled, New Signal Detection Methods for Thermal Beam Induced Phenomenon
Thermal beam induced techniques such as Thermally Induced Voltage Alteration (TIVA), Seebeck Effect Imaging (SEI) [1] and Optical Beam Induced Resistance Change (OBIRCH) [2] have been used for localization of reliability related faults in integrated circuits over the last few years. In this paper, we describe several approaches to optimize the detection of thermal beam induced phenomenon. In the first method, we have improved control of the laser scanning system to define a specific dwell time at each pixel. Secondly, we utilized a voltage source in series with an inductor to detect the induced voltage changes as the laser is scanned across the device. Finally, we employed a pulsed laser and a lock-in signal processing technique to increase the signal-tonoise ratio.