Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Subjects
Article Type
Volume Subject Area
Date
Availability
1-3 of 3
Joy Y. Liao
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
Incorporating Time-Domain Reflectometry in Chip-Level Failure Analysis Workflow: Case Studies
Available to Purchase
ISTFA2023, ISTFA 2023: Conference Proceedings from the 49th International Symposium for Testing and Failure Analysis, 145-150, November 12–16, 2023,
Abstract
View Papertitled, Incorporating Time-Domain Reflectometry in Chip-Level Failure Analysis Workflow: Case Studies
View
PDF
for content titled, Incorporating Time-Domain Reflectometry in Chip-Level Failure Analysis Workflow: Case Studies
Non-destructive electrical fault isolation (FI) techniques such as emission- and laser-based techniques have been utilized widely for chip-level failure analysis (FA). However, these techniques by themselves can sometimes be inadequate for certain failure modes. In this paper, we present six FA case studies using Time-Domain Reflectometry (Electro-optical terahertz pulse reflectometry) in combination with the traditional FI techniques.
Proceedings Papers
Failure Analysis of Total-Dose Radiation-Induced Degradation on FinFET Logic ICs
Available to Purchase
ISTFA2020, ISTFA 2020: Papers Accepted for the Planned 46th International Symposium for Testing and Failure Analysis, 341-344, November 15–19, 2020,
Abstract
View Papertitled, Failure Analysis of Total-Dose Radiation-Induced Degradation on FinFET Logic ICs
View
PDF
for content titled, Failure Analysis of Total-Dose Radiation-Induced Degradation on FinFET Logic ICs
X-ray imaging for both Failure Analysis and In-line Inspection has been utilized widely in the semiconductor industry, especially for surface mount device applications. During the investigation of total ionizing dose (TID) induced degradation of logic ICs with bulk FinFET technology, we observed that the degradation is mainly in the form of an increase in I/O leakage and IDDQ . Using filters during radiation was shown to impact TID. Failure Analysis was performed to localize the excessive current in both I/O leakage and IDDQ.
Proceedings Papers
Complementary Optical Techniques for Advanced IC Failure Analysis – Case Study
Available to Purchase
ISTFA2005, ISTFA 2005: Conference Proceedings from the 31st International Symposium for Testing and Failure Analysis, 84-89, November 6–10, 2005,
Abstract
View Papertitled, Complementary Optical Techniques for Advanced IC Failure Analysis – Case Study
View
PDF
for content titled, Complementary Optical Techniques for Advanced IC Failure Analysis – Case Study
We investigated and demonstrated the advantages and limitations of several optical methodologies as valuable silicon failure analysis techniques, and how they could be used in a complementary manner to assist in shortening the diagnostic time.