Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Subjects
Article Type
Volume Subject Area
Date
Availability
1-7 of 7
Jacob Levenson
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2024, ISTFA 2024: Tutorial Presentations from the 50th International Symposium for Testing and Failure Analysis, o1-o83, October 28–November 1, 2024,
Abstract
View Papertitled, Advanced FIB/SEM Sample Preparation and Analysis Techniques (2024 Update)
View
PDF
for content titled, Advanced FIB/SEM Sample Preparation and Analysis Techniques (2024 Update)
Presentation slides for the ISTFA 2024 Tutorial session “Advanced FIB/SEM Sample Preparation and Analysis Techniques (2024 Update).”
Proceedings Papers
ISTFA2024, ISTFA 2024: Conference Proceedings from the 50th International Symposium for Testing and Failure Analysis, 205-212, October 28–November 1, 2024,
Abstract
View Papertitled, Localization of Subtle Front-End FinFET Defects Using EBIC
View
PDF
for content titled, Localization of Subtle Front-End FinFET Defects Using EBIC
We demonstrate the effectiveness of combining top-down and cross-sectional electron beam induced current (EBIC) imaging with SEM nanoprobe analysis to identify subtle front-end defects in advanced FinFET technology. Our approach successfully localized a novel fin nanocrack defect that had previously eluded detection through conventional TEM imaging. This systematic resistive pMOS failure, observable only in memory arrays at 150°C, exemplifies the power of EBIC as an alternative to scanning capacitance microscopy for detecting dopant anomalies and subtle defects. The sample preparation and EBIC methodologies presented here are broadly applicable across CMOS technologies, offering a versatile approach to defect analysis.
Proceedings Papers
ISTFA2024, ISTFA 2024: Conference Proceedings from the 50th International Symposium for Testing and Failure Analysis, 358-362, October 28–November 1, 2024,
Abstract
View Papertitled, The Impact of Varying TEM Accelerating Voltage on Elemental Analysis of Semiconductor Defects
View
PDF
for content titled, The Impact of Varying TEM Accelerating Voltage on Elemental Analysis of Semiconductor Defects
In the field of failure analysis (FA) for semiconductor devices, the transmission electron microscope (TEM) as an analytical tool is integral to finding visible evidence of defects and their root cause. Especially as device features shrink, imaging and analyzing increasingly subtle defects requires detailed elemental analysis. In this work, elemental analysis using an aberration-corrected TEM at different accelerating voltages (200 kV and 80 kV) is discussed. The impact of accelerating voltage on elemental analysis with regards to Electron Energy Loss Spectroscopy (EELS) and Energy Dispersive X-Ray Spectroscopy (EDS) is of central focus. Two case studies involving TEM samples of different thicknesses are presented that clearly indicate important differences in the analytical data collected at different accelerating voltages. The work revealed that for elemental analysis of thick TEM samples (100 nm and over) 200 kV is preferred, and for thin samples, 80 kV provides superior signal in EDS and EELS.
Proceedings Papers
ISTFA2023, ISTFA 2023: Conference Proceedings from the 49th International Symposium for Testing and Failure Analysis, 317-322, November 12–16, 2023,
Abstract
View Papertitled, Techniques for Preparation of Damage-Free Ultrathin Cross-Section TEM Samples from Planar TEM Samples
View
PDF
for content titled, Techniques for Preparation of Damage-Free Ultrathin Cross-Section TEM Samples from Planar TEM Samples
As integrated circuit (IC) feature dimensions have shrunk, the need for precise and repeatable sample preparation techniques has increased. In this work, the process of preparation of ultrathin planar-to-cross-section conversion transmission electron microscopy (TEM) samples using a gallium dual-column focused ion beam (FIB)/scanning electron microscope (SEM) system is examined. Sample preparation technique in this paper is aimed at repeatably isolating features in the 5-30 nm range, while limiting common issues such as amorphization, lamella warpage, and the curtain effect (or “curtaining”). This can be achieved through careful selection of FIB parameters including ion beam energy, ion beam current, stage tilt, and deposited protective layer materials and thicknesses, which are all discussed in this work.
Proceedings Papers
ISTFA2023, ISTFA 2023: Conference Proceedings from the 49th International Symposium for Testing and Failure Analysis, 403-410, November 12–16, 2023,
Abstract
View Papertitled, Multilayer pFIB Trenches for Multiple Tip EBAC/EBIRCH Analysis and Internal Node Transistor Characterization
View
PDF
for content titled, Multilayer pFIB Trenches for Multiple Tip EBAC/EBIRCH Analysis and Internal Node Transistor Characterization
In this work, we present three case studies that highlight the novelty and effectiveness of using multiple plasma FIB trenches to simultaneously access multiple metal layers for nanoprobing failure analysis. Multilayer access enabled otherwise impossible two-tip current imaging techniques and allowed us to fully characterize suspect logic gate transistors by exposing internal nodes, while preserving higher metal inputs and outputs. The presented case studies focus on late node planar and established FinFET technologies. The delayering techniques used are not necessarily technology dependent, but highly scaled and advanced processes generally require smaller trench areas for multilayer access. The minimum trench dimensions are limited by ion beam imaging resolution and trench-nanoprobe tip geometry.
Proceedings Papers
ISTFA2023, ISTFA 2023: Tutorial Presentations from the 49th International Symposium for Testing and Failure Analysis, k1-k62, November 12–16, 2023,
Abstract
View Papertitled, TEM Techniques for Semiconductor Failure Analysis
View
PDF
for content titled, TEM Techniques for Semiconductor Failure Analysis
Presentation slides for the ISTFA 2023 Tutorial session “TEM Techniques for Semiconductor Failure Analysis.”
Proceedings Papers
ISTFA2023, ISTFA 2023: Tutorial Presentations from the 49th International Symposium for Testing and Failure Analysis, m1-m58, November 12–16, 2023,
Abstract
View Papertitled, Advanced FIB/SEM Sample Preparation and Analysis Techniques
View
PDF
for content titled, Advanced FIB/SEM Sample Preparation and Analysis Techniques
Presentation slides for the ISTFA 2023 Tutorial session “Advanced FIB/SEM Sample Preparation and Analysis Techniques.”