Skip Nav Destination
Close Modal
Search Results for
channel tilt
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Topics
Article Type
Volume Subject Area
Date
Availability
1-20 of 80 Search Results for
channel tilt
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2021, ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis, 342-346, October 31–November 4, 2021,
... methods, enabling enhanced process monitoring and control. 3D fiducial 3D NAND memory channel etch offset channel tilt PFIB milling SEM imaging ISTFA 2021: Proceedings from the 47th International Symposium for Testing and Failure Analysis Conference October 31 November 4, 2021 Phoenix...
Abstract
PDF
Abstract This paper presents a method for determining positional variation and offsets in high aspect ratio etches used in the production of 3D NAND devices. The method uses a 3D fiducial as a positional reference in the field-of-view, which not only allows for high precision tracking of features through the depth of the device, but also aids in the alignment of images when performing 3D reconstructions. The workflow is based on plasma dual beam diagonal milling, which allows users to characterize structures through the device stack at a much higher throughput/slice than conventional methods, enabling enhanced process monitoring and control.
Proceedings Papers
ISTFA2016, ISTFA 2016: Conference Proceedings from the 42nd International Symposium for Testing and Failure Analysis, 476-479, November 6–10, 2016,
... dislocations in the SEM is available using the phenomenon of electron channeling [1, 2]. Electron Channeling Contrast Imaging (ECCI) collects backscattered electrons to visualize dislocations when the crystal is tilted to the so called two-beam condition; otherwise the dislocations are not visible. The two...
Abstract
PDF
Abstract A failure analysis work flow is presented demonstrating dislocation visualization, site isolation, TEM lamella preparation and defect characterization. A novel beam control technique allows visualizing dislocations with significantly improved spatial resolution in SEM using Electron Channeling Contrast Imaging. Site-specific TEM preparation on dislocations is therefore possible. The prepared thin lamella can be inspected in the SEM using STEM to study dislocations. This is a cost effective work flow without using TEM.
Proceedings Papers
ISTFA2021, ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis, 306-308, October 31–November 4, 2021,
... profiles such as bending, bowing, and tilting, as shown in Figs. 1 and 2. Among them, especially, the channel hole bending is the most serious defect in the case of highly-stacked VNAND flash memory because it can leads to the catastrophic failure of VNAND operation: stored data loss and product...
Abstract
PDF
Abstract This paper presents a novel approach for detecting channel hole bending (ChB) defects in vertical NAND flash memory. Such defects are the result of etching process inconsistencies and contribute to data loss and device failure by inducing leakage current between adjacent channel holes. In order to satisfy long-term reliability requirements and volume demand, chipmakers must be able to detect these defects prior to shipping during electrical die sorting and screening procedures. The proposed method works by monitoring leakage current differences between diagonally and horizontally adjacent memory cells and is shown to be an effective screening technique.
Proceedings Papers
ISTFA2005, ISTFA 2005: Conference Proceedings from the 31st International Symposium for Testing and Failure Analysis, 59-63, November 6–10, 2005,
... of the dislocation in y- direction, the sample was tilted around the z-axis. In figure 6 the sample was tilted by 25 degrees with respect to the edge-on orientation of the gate. It can be seen that the defect is crossing the channel at the level of the source / drain contact. Figure 5: Cross section TEM image...
Abstract
PDF
Abstract With high implant doses, strained silicon technologies and shrinking feature sizes, dislocation related failures seem to gain more importance in advanced CMOS devices. On the basis of case studies, different types of dislocations as well as the electrical characteristics of the corresponding devices will be presented.
Proceedings Papers
ISTFA2021, ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis, 313-315, October 31–November 4, 2021,
... of image (0, 0) to reference feature on top image. The verticality was measured about 11 nm offset from top to bottom region. Also, we confirmed that the channel hole is tilted less than 1 degree using total height of 3D NAND and offset. The point of this experiment that if there is no fiducial mark within...
Abstract
PDF
Abstract This paper describes the development and implementation of a TEM-based measurement procedure and shows how it is used to determine the verticality or etching angle of channel holes in V-NAND flash with more than 200 layers of memory cells. Despite the high aspect ratio of the region of interest, the method can resolve offsets down to a few nm. Such precision is critical, as the paper explains, because the radius and thus electrical characteristics of each memory cell is determined by the etching angle.
Proceedings Papers
ISTFA2014, ISTFA 2014: Conference Proceedings from the 40th International Symposium for Testing and Failure Analysis, 502-507, November 9–13, 2014,
... area; the observed dark hairline is suspected to be unexpected N doped silicon at the surface of the p-doped channel. The PVC images were obtained using high-resolution SEM with sample tilt and beam deceleration mode (consisting in application of a positive voltage to the sample holder...
Abstract
PDF
Abstract The presence of crystalline defects, including dislocations and pipeline defect, is detrimental to both the processing and the intrinsic quality of semiconductor devices. The electrical parametric or functional failures generated by those defects require accurate identification and proper classification in a continuous improvement mindset. Depending on the failure analyst choice of the investigation technique, the distinction between a dislocation and a pipeline defect can be difficult. In this paper, based on case studies of mixed-mode devices, the various electrical and physical FA investigation techniques are explored and compared. From an electrical investigation standpoint, fault localization techniques will be reviewed (Thermal Laser Stimulation and Photon Emission Microscopy) as well as the direct electrical measurements means (external measurement and nanoprobing AFP). From a physical analysis standpoint, the use of various methods after deprocessing will be considered: top down delineation etch, Atomic Force Microscopy (AFM), Scanning Microwave Microscopy (SMM), and Transmission Electron Microscopy (TEM). The position of the defect as well as its physical signature observed through the various methods will determine its proper classification and will determine the appropriate corrective actions. The paper will be concluded with a discussion on the physical differences between a dislocation and a pipeline defect, as well as insights into the wafer fab manufacturing process.
Proceedings Papers
ISTFA2018, ISTFA 2018: Conference Proceedings from the 44th International Symposium for Testing and Failure Analysis, 224-231, October 28–November 1, 2018,
... in a high aspect ratio structure of up to 10 µm in depth from the sample surface. Figure 3b: Process flow. Tilt sample stage 30° 33.5° and FIB cross-section milling tilt sample stage to 0° and e-beam deposition tilt sample stage to 52° and FIB cleaning cross-section perform S&V process. Then the SEM...
Abstract
PDF
Abstract The cross-sectional and planar analysis of current generation 3D device structures can be analyzed using a single Focused Ion Beam (FIB) mill. This is achieved using a diagonal milling technique that exposes a multilayer planar surface as well as the cross-section. this provides image data allowing for an efficient method to monitor the fabrication process and find device design errors. This process saves tremendous sample-to-data time, decreasing it from days to hours while still providing precise defect and structure data.
Proceedings Papers
ISTFA2018, ISTFA 2018: Conference Proceedings from the 44th International Symposium for Testing and Failure Analysis, 363-367, October 28–November 1, 2018,
... decrease or compromise device performance. For this reason, non-destructive, high throughput and reliable analytical techniques are required. In this paper Electron Channeling Contrast Imaging (ECCI), large area mapping and defect detection using deep learning are combined in an analytical workflow...
Abstract
PDF
Abstract As semiconductor devices continue to shrink, novel materials (e.g. (Si)Ge, III/V) are being tested and incorporated to boost device performance. Such materials are difficult to grow on Si wafers without forming crystalline defects due to lattice mismatch. Such defects can decrease or compromise device performance. For this reason, non-destructive, high throughput and reliable analytical techniques are required. In this paper Electron Channeling Contrast Imaging (ECCI), large area mapping and defect detection using deep learning are combined in an analytical workflow for the characterization of the defectivity of “beyond Silicon” materials. Such a workflow addresses the requirements for large areas 10 -4 cm 2 with defect density down to 10 4 cm -2 .
Proceedings Papers
ISTFA2000, ISTFA 2000: Conference Proceedings from the 26th International Symposium for Testing and Failure Analysis, 35-40, November 12–16, 2000,
... instruments. In dual beam instruments, secondary electron imaging with an electron source is also possible. While secondary electron imaging using an ion source gives excellent information about ion channelling (grain boundaries) as well as about potential contrast and topography, secondary ion imaging...
Abstract
PDF
Abstract Bond pad characterization is usually performed by mechanical cross-sectioning as well as pull and shear tests. However, since all these methods apply mechanical forces to the bond pad, artifacts may result. Focused Ion Beam (FIB) characterization is a mechanically stress-free characterization method, which allows more accurate conclusions regarding the intermetallic behaviour of the bonding area. Some new approaches presented here show how to improve the FIB characterization procedure and to combine it with classical characterization methods.
Proceedings Papers
ISTFA2019, ISTFA 2019: Conference Proceedings from the 45th International Symposium for Testing and Failure Analysis, 209-214, November 10–14, 2019,
... tomography [11-13], was applied to characterize the shape and position of the vertical channel holes throughout an 8x8x8µm volume in 3D-NAND devices. The position and shape of each hole can be analyzed in terms of diameter, ellipticity, bowing/bending and tilt. Variation in any of these parameters can affect...
Abstract
PDF
Abstract This paper describes the application of 3D FIB-SEM tomography as a method for quantifying process variations across the die and across the wafer, as well as layout investigations. In this study, the analysis of results acquired by 3D FIB-SEM tomography were applied to a 64L 3D-NAND device where process induced variation in the high aspect ratio vertical memory channels is measured and to a double stack 3D-NAND architecture, which is comprised of two 32-layer stacks where eccentricity of the pillars was evaluated for layers in both upper and lower stacks. In addition, a partial layout of a 14nm logic device is investigated by this method, demonstrating the capabilities for structural verification, and structural overlay of elements from a 7nm logic device were also evaluated. The results demonstrate the value of 3D FIB-SEM tomography for physical confirmation of the structural layout, which can be applied towards device debug and reverse engineering.
Proceedings Papers
ISTFA2021, ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis, 146-149, October 31–November 4, 2021,
..., Redondo Beach, CA, USA Abstract The sub-50 nm Indium Arsenide Composite Channel (IACC) High Electron Mobility Transistors (HEMTs) are fabricated on 100 mm Indium Phosphide (InP) substrates. This technology offers the best performance for low-noise and high-frequency, space and military applications...
Abstract
PDF
Abstract This paper evaluates the use of nanomilling and STEM imaging to analyze failure mechanisms in sub-50 nm InP HEMTS. The devices were life tested at elevated temperatures and biases and their electrical characteristics were measured at each stress interval. Devices that were damaged were investigated further to assess the underlying failure mechanism. Advanced microscopy with sub-nm resolution was employed to examine the physical characteristics of the failed HEMT devices at the atomic scale. As the paper explains, the examination was conducted using a focused ion beam/scanning electron microscope (FIB/SEM), an Ar gas ion nanomill, and STEM imaging.
Proceedings Papers
ISTFA2005, ISTFA 2005: Conference Proceedings from the 31st International Symposium for Testing and Failure Analysis, 302-306, November 6–10, 2005,
... microscopy Transmission Electron Microscopy and Scanning Capacitance Microscopy Analysis of Dislocation-Induced Leakages in n-channel I/O Transistors M.L. Anderson*, P. Tangyunyong, T.A. Hill, C.Y. Nakakura, T.J. Headley, and M.J. Rye Sandia National Laboratories, Albuquerque, NM USA *mlande@sandia.gov...
Abstract
PDF
Abstract By combining transmission electron microscopy (TEM) [1] with scanning capacitance microscopy (SCM) [2], it is possible to enhance our understanding of device failures. At Sandia, these complementary techniques have been utilized for failure analysis in new product development, process validation, and yield enhancement, providing unique information that cannot be obtained with other analytical tools. We have previously used these instruments to identify the root causes of several yield-limiting defects in CMOS device product lines [3]. In this paper, we describe in detail the use of these techniques to identify electrically active silicon dislocations in failed SRAMs and to study the underlying leakage mechanisms associated with these defects.
Proceedings Papers
ISTFA2006, ISTFA 2006: Conference Proceedings from the 32nd International Symposium for Testing and Failure Analysis, 343-350, November 12–16, 2006,
...Abstract Abstract The aggressive scaling of metal oxide semiconductor field effect transistor (MOSFET) device features, including gate dielectrics, silicides, and strained Si channels, presents unique metrology and characterization challenges to control electrical properties such as reliability...
Abstract
PDF
Abstract The aggressive scaling of metal oxide semiconductor field effect transistor (MOSFET) device features, including gate dielectrics, silicides, and strained Si channels, presents unique metrology and characterization challenges to control electrical properties such as reliability and leakage current. This paper describes challenges faced in measuring the thickness of thin gate oxides and interfacial layers found in high-K gate dielectrics, determining Ni silicide phase in devices, and characterizing strain in MOSFETs with SiGe stressors. From case studies, it has been observed that thin layers (gate oxide, high-K film thickness, and interfacial layer) can be measured using high-resolution transmission electron microscopy (HRTEM) with good accuracy but there are some challenges in the form of sample thickness, damage-free samples, and precise sectioning of the sample for site-specific specimens. Complementary information based on HRTEM, annular dark field, and image simulation should be used to check the accuracy of thin gate dielectric measurements.
Proceedings Papers
ISTFA1999, ISTFA 1999: Conference Proceedings from the 25th International Symposium for Testing and Failure Analysis, 465-470, November 14–18, 1999,
...Abstract Abstract Light emission and heat generation of Si devices have become important in understanding physical phenomena in device degradation and breakdown mechanisms. This paper correlates the photon emission with the temperature distribution of a short channel nMOSFET. Investigations...
Abstract
PDF
Abstract Light emission and heat generation of Si devices have become important in understanding physical phenomena in device degradation and breakdown mechanisms. This paper correlates the photon emission with the temperature distribution of a short channel nMOSFET. Investigations have been carried out to localize and characterize the hot spots using a spectroscopic photon emission microscope and a scanning thermal microscope. Frontside investigations have been carried out and are compared and discussed with backside investigations. A method has been developed to register the backside thermal image with the backside illuminated image.
Proceedings Papers
ISTFA1996, ISTFA 1996: Conference Proceedings from the 22nd International Symposium for Testing and Failure Analysis, 89-94, November 18–22, 1996,
... and channeling direction [4]. Finally the AFM observation of surface topography is carried out to analyze structures such as grains and voids (c). In this work, FIB irradiation was done with and without sample rotation to examine whether sample rotation affects the surface topography of samples or not. An FIB...
Abstract
PDF
Abstract It is becoming more important to observe structures and failed sites in LSIs. An atomic force microscope (AFM) can obtain atomic scale topographic images on sample surfaces. To analyze failures in LSIs, several treatments for the AFM observation, such as wet etching and mechanical polishing for a crosssectional imaging, have been proposed so far. A good correlation of AFM images using FIB anisotropic etch with those acquired by conventional technique such as SIM and TEM has been demonstrated A crystallographic information about Al thin film is obtained by AFM using this technique.
Proceedings Papers
ISTFA2021, ISTFA 2021: Tutorial Presentations from the 47th International Symposium for Testing and Failure Analysis, k1-k87, October 31–November 4, 2021,
... and the sample should be homogeneous and symmetric. The sample should be Conductive Flat Sufficiently large These sample configurations do not work well with stage biasing: Flat sample Tilted sample 56 Electron Channeling Contrast Imaging 57 Electron Channeling Contrast Imaging (ECCI) From D. Joy et al...
Abstract
PDF
Abstract This presentation addresses topics of relevance to scanning electron microscopy, including SEM basics, electron guns, electron optics, beam-specimen interactions, signal detection, sample prep and cleanliness, low-voltage imaging, nonconductive imaging, voltage contrast, stage biasing, electron channeling contrast imaging, magnetic contrast imaging, STEM-in-SEM, 3D imaging and analytics, and image post-processing.
Proceedings Papers
ISTFA2002, ISTFA 2002: Conference Proceedings from the 28th International Symposium for Testing and Failure Analysis, 39-45, November 3–7, 2002,
...]. This consists of a positively charged wire, tilting the wave fronts against each other. It is situated in the plane of the selected area aperture and can be rotated to the optimum position with respect to the sample. The resulting hologram, (fig. 3), is recorded by a high resolution CCD-camera. The deformation...
Abstract
PDF
Abstract In accordance with the predictions of the International Semiconductor Association, a further decrease in the structural widths of semiconductor devices is expected. For an in-depth characterization of actual structural details, the transmission electron microscopy (TEM)-technique is becoming more and more significant. An urgent requirement is in the visualization of dimensions of the doped regions and estimation of p-n-junctions profile with a high level spatial resolution. The off-axis electron holography, a special TEM-technique, is able to visualize electrically active areas in semiconductors. This article describes a way to achieve sample preparation for TEM-holography from actual memory products and also provides an idea of the potential of this technique for semiconductor failure analysis. It shows that different types and sizes of FET's and testing structures could be visualized by focusing on the physical basics, technical solutions, and sample preparation.
Proceedings Papers
ISTFA2020, ISTFA 2020: Papers Accepted for the Planned 46th International Symposium for Testing and Failure Analysis, 144-149, November 15–19, 2020,
... at a stage tilt of 52°. 145 For wafer-based semiconductor structures, the most common orientation of an ROI relative to the fabricated orientation in the wafer are 1) normal, 2) inverted, and 3) cross-section. For a normal orientation (Fig. 2a-c), a specimen is lifted out directly to the top of a TEM half...
Abstract
PDF
Abstract An advanced technique for site-specific Atom Probe Tomography (APT) is presented. An APT sample is prepared from a targeted semiconductor device (commercially available product based on 14nm finFET technology). Using orthogonal views of the sample in STEM while FIB milling, a viable APT sample is created with the tip of the sample positioned over the lightly-doped drain (LDD) region of a pre-defined PFET. The resulting APT sample has optimal geometry and minimal amorphization damage.
Proceedings Papers
ISTFA2005, ISTFA 2005: Conference Proceedings from the 31st International Symposium for Testing and Failure Analysis, 382-388, November 6–10, 2005,
... of the needle stub is shown in Figure 1 (d). Figure 2 shows external view of the FIB-STEM compatible sample rotation holder. The needle stub is mounted in the center of the rotation mechanism of the holder and the sample is positioned in the center of tilting axis to minimize displacement of the sample during...
Abstract
PDF
Abstract A technique for preparation of a pillar shaped sample and its multi-directional observation of the sample using a focused ion beam (FIB) / scanning transmission electron microscopy (STEM) system has been developed. The system employs an FIB/STEM compatible sample rotation holder with a specially designed rotation mechanism, which allows the sample to be rotated 360 degrees [1-3]. This technique was used for the three dimensional (3D) elemental mapping of a contact plug of a Si device in 90 nm technology. A specimen containing a contact plug was shaped to a pillar sample with a cross section of 200 nm x 200 nm and a 5 um length. Elemental analysis was performed with a 200 kV HD-2300 STEM equipped with the EDAX genesis Energy dispersive X-ray spectroscopy (EDX) system. Spectrum imaging combined with multivariate statistical analysis (MSA) [4, 5] was used to enhance the weak X-ray signals of the doped area, which contain a low concentration of As-K. The distributions of elements, especially the dopant As, were successfully enhanced by MSA. The elemental maps were reconstructed from the maps.
Proceedings Papers
ISTFA2013, ISTFA 2013: Conference Proceedings from the 39th International Symposium for Testing and Failure Analysis, 75-85, November 3–7, 2013,
... was connected with two other boards, and testing found that this optocoupler had no output. Electrical probing reportedly found that there was an open circuit between pins 7 and 8, the anode and cathode respectively of the light-emitting diode (LED) that serves as the channel 4 input. After the part was removed...
Abstract
PDF
Abstract Failure analysis of electronic components is almost always destructive, and there’s no going back once a destructive step is performed. Or, that’s the way it used to be, before the development of some of the more sophisticated nondestructive techniques such as computed tomography (CT). This paper presents a case study of an optocoupler, the suspected failure of which could not be confirmed until the last day of the month-long analysis, when the cause of failure was conclusively determined by a CT model captured weeks earlier.