Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Article Type
Volume Subject Area
Date
Availability
1-1 of 1
Kenneth W. Nill
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2001, ISTFA 2001: Conference Proceedings from the 27th International Symposium for Testing and Failure Analysis, 15-22, November 11–15, 2001,
Abstract
PDF
Abstract A high-resolution table-sized x-ray nanotomography (XRMT) tool has been constructed that shows the promise of nondestructively imaging the internal structure of a full IC stack with a spatial resolution better than 100 nm. Such a tool can be used to detect, localize, and characterize buried defects in the IC. By collecting a set of X-ray projections through the full IC (which may include tens of micrometers of silicon substrate and several layers of Cu interconnects) and applying tomographic reconstruction algorithms to these projections, a 3D volumetric reconstruction can be obtained, and analyzed for defects using 3D visualization software. XRMT is a powerful technique that will find use in failure analysis and IC process development, and may facilitate or supplant investigations using SEM, TEM, and FIB tools, which generally require destructive sample preparation and a vacuum environment.