Skip Nav Destination
Close Modal
Update search
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
Filter
- Title
- Authors
- Author Affiliations
- Full Text
- Abstract
- Keywords
- DOI
- ISBN
- EISBN
- Issue
- ISSN
- EISSN
- Volume
- References
NARROW
Format
Article Type
Volume Subject Area
Date
Availability
1-1 of 1
Hun Lian Tsai
Close
Follow your search
Access your saved searches in your account
Would you like to receive an alert when new items match your search?
Sort by
Proceedings Papers
ISTFA2004, ISTFA 2004: Conference Proceedings from the 30th International Symposium for Testing and Failure Analysis, 546-551, November 14–18, 2004,
Abstract
PDF
Abstract We present, a novel solution to focused ion beam (FIB) circuit edit, performed through the back and front surfaces of the same semiconductor device under test (DUT). This complementary dual-side FIB modification was performed at wafer level test, on a wafer piece, utilizing a coaxial photon-ion focused ion beam system. The DUT was found to have excessive Iddq leakage current due to a fault in a tri-state driver circuit, and was determined that two FIB edits were required to validate the proposed correction. Wafer level editing provides a more flexible approach to access the edit sites. We accessed one site via the front side circuitry of the DUT and the other through the backside silicon. A wafer piece was used for this dual-side edit to demonstrate relatively uncomplicated sample preparation for FIB access, and still allow wafer level probing afterward. The silicon was locally thinned by mechanical means over the specific die for backside FIB editing. Following the backside edit, the front side edit was performed, with minimal sample preparation. The modifications were validated following these edits, where Iddq and emission measurement were nominal.