There are several variants of artificial intelligence (AI) hardware structures which are under study by the semiconductor industry as potential future synergistic technology adders to existing complementary metal–oxide–semiconductor (CMOS) designs. This paper will discuss some of the failure analysis challenges which have appeared in discrete test structures and test arrays of an exploratory PCM program at IBM's Albany AI Hardware Research Center.

This content is only available as a PDF.