This paper describes the detailed sample preparation of direct Cu-to-Cu bonding in 3D packaging between processor and memory. Different sample preparation techniques are described and compared. The sample preparation methods will then be confirmed by advanced structural characterization and strain measurement. The presence of voids and strain at the bonding interface is associated with the development of device failure.

This content is only available as a PDF.
You do not currently have access to this content.