Nanoprobing for Logical Cell Operational Tests

We have identified a method for nanoprobing CMOS circuits at MHz frequencies using the same hardware already used for single transistor pulsing applications. In this paper we show example responses and failure isolation examples for both sequential and combinational logic cells and discuss the test setup and sample prep that were used to successfully collect the responses.