The development of modern power semiconductors requires the reduction of the resistance in the on-state of the device. One way to accomplish this is to reduce the bulk silicon thickness. To reach low final Si thicknesses, the grinding processes have to be adapted and optimized and new process-flows, such as dicing before grinding (DBG), must be employed.

This content is only available as a PDF.
You do not currently have access to this content.