Modern processors rely heavily on memory arrays close to the logical processers to have minimal latencies and highest bandwidth for optimal performance. There are memory arrays in the client and server which are configured to different levels based on the size and latency required for the tasks. These memory arrays are separated into bit lines and word lines to address single bits and retrieve required data from the address of the memory location. In any new server validation, a memory access error can happen if the logical to physical memory address is not confirmed. This can lead to corrupt data and operation failure. We have employed here, novel targeted Focused Ion Beam (FIB) milling techniques for Logical to Physical (L2P) memory addressing validation and correction.

This content is only available as a PDF.
You do not currently have access to this content.