Abstract
There are several variants of artificial intelligence (AI) hardware structures that are under study by the semiconductor industry for potential use in complementary metal–oxide–semiconductor (CMOS) designs. This paper discusses some of the failure analysis challenges that have appeared in discrete test structures and test arrays developed as part of an exploratory phase-change memory (PCM) program at IBM's Albany AI Hardware Research Center.
This content is only available as a PDF.
Copyright © 2021 ASM International. All rights reserved.
2021
ASM International
Issue Section:
Case Studies: Device Analysis
You do not currently have access to this content.