Abstract

This paper presents a novel backside de-processing technique for effective failure analysis of advanced multi-level interconnect metallization CMOS ICs with flip chip package.

This content is only available as a PDF.
You do not currently have access to this content.