Abstract
A stringent sampling plan is developed to monitor and improve the quality of 300mm SOI (silicon on insulator) starting wafers procured from the suppliers. The ultimate goal is to obtain the defect free wafers for device fabrication and increase yield and circuit performance of the semiconductor integrated circuits. This paper presents various characterization techniques for QC monitor and examples of the typical defects attributed to wafer manufacturing processes.
This content is only available as a PDF.
Copyright © 2005 ASM International. All rights reserved.
2005
ASM International
Issue Section:
Metrology and Materials Analysis
You do not currently have access to this content.