Abstract
The area of embedded SRAMs in advanced logic ICs is increasing more and more. On the other hand smaller structure sizes and an increasing number of metal layers make conventional failure localization by using emission microscopy or liquid crystal inefficient. In this paper a SRAM failure analysis strategy will be presented independent on layout and technology.
This content is only available as a PDF.
Copyright © 2003 ASM International. All rights reserved.
2003
ASM International
Issue Section:
Failure Analysis Process
You do not currently have access to this content.