Abstract

Often in the course of performing root cause failure analysis and fault localization, it can be helpful to have supporting information in the way of a defect model. This is particularly true when physical identification of a defect is unsuccessful. By modeling suspected, theorized, or documented defects in microchip circuitry, the analyst can more clearly show a direct link between defect and circuit failure in support of analysis conclusions.

This content is only available as a PDF.
You do not currently have access to this content.