Skip to Main Content

Abstract

This article introduces the wafer-level fault localization failure analysis (FA) process flow for an accelerated yield ramp-up of integrated circuits. It discusses the primary design considerations of a fault localization system with an emphasis on complex tester-based applications. The article presents examples that demonstrate the benefits of the enhanced wafer-level FA process. It also introduces the setup of the wafer-level fault localization system. The application of the wafer-level FA process on a 22 nm technology device failing memory test is studied and some common design limitations and their implications are discussed. The article presents a case study and finally introduces a different value-add application flow capitalizing on the wafer-level fault localization system.

You do not currently have access to this chapter.
Don't already have an account? Register

S.H. Goh, Y.H. Chan, B.L. Yeoh, H. Hao, M.H. Thor, Z. Lin, C.M. Chua, S.H. Tan, L.S. Koh, W.P. Chua, 2019. "Overview of Wafer-level Electrical Failure Analysis Process for Accelerated Yield Engineering", Microelectronics Failure Analysis: Desk Reference, Tejinder Gandhi

Download citation file:


Close
Close Modal
This Feature Is Available To Subscribers Only

Sign In or Create an Account

Close Modal
Close Modal