Abstract
Deprocessing of ICs is often the final step for defect validation in FA cases with limited fault-isolation information. This article presents a workflow for deprocessing ICs from the backside using automated thinning and large-area plasma FIB delayering. Advantages to this approach include a reduction in manual planarization and depackaging and a higher degree of precision and repeatability.
This content is only available as a PDF.
Copyright © ASM International® 2017
2017
ASM International
You do not currently have access to this content.